

# High Speed Interconnect Design and Characterization

Jay Diepenbrock

April, 2014



4/17/2014




# Outline


- Signal Integrity - what, why, and how?
- Electrical characteristics of interconnect structures
  - basic properties - determined by materials, dimensions, etc.
  - measurement techniques and tools
- "Real world" component examples
  - capacitors (e. g., decoupling)
  - vias
  - connectors
- Attenuation
  - what is it?
  - what causes it
  - what are its effects?
- Resources and References

# What is Signal Integrity?

- Maximizing *probability* of delivering a signal from point A to point B without errors
- Managing signal quality, shape, etc. as seen by receiver circuits
- It's all about rise time, discontinuities, and frequency dependent losses
- Signal speeds, frequencies increasing
- Spatial resolution and frequency spectrum directly related to rise time




- Ideal signal
- square edges,
  - no noise,
  - no interaction



- Real signal
- nasty edges,
  - noise,
  - reflections


# Signal Distortion

What goes in



Channel

What comes out



- Why?
- What can be done about it?

# What is Signal Integrity?

- Multidisciplinary
  - **Analog**
  - Digital Signal Processing
    - Complex signal modulation
    - Equalization
  - Error detection and correction
  - Packaging
  - “Black Magic” fields of
    - Electromagnetics
    - Radio Frequency (RF)
    - Microwaves
    - Transmission Lines
  - Power supplies and distribution
  - Software – layout, analysis
  - Testing



“Digital is just a special case of **analog**” – G. Philbrick, ca. 1950

# Electrical characteristics of interconnects

- DC
  - resistance
  - opens/shorts
  - HiPot
  - Insulation resistance
- AC, low frequency quantities and measurements
  - capacitance
  - inductance
  - impedance
- AC, high frequency quantities and measurements
  - impedance
  - attenuation
  - crosstalk
  - jitter and eye patterns

# DC resistance

causes DC voltage drop,  $V=I \cdot R$




- bulk resistivity =
- $\rho \text{ } \Omega\text{-cm}$  or  $\rho_s \text{ } \Omega\text{/square}$

$$R = \rho \cdot l / (h \cdot w) = \rho_s \cdot l / w$$

"sheet" resistivity      # squares

# Capacitance

stores charge,  $Q=V*C$ ,  $V= 1/C \int i dt$




- $C=\epsilon * l * w / h = \epsilon * A / h$ , where
- $A$  = surface area of plates
- $h$  = plate separation
- $\epsilon = \epsilon_r * \epsilon_0$ , with  
 $\epsilon_r$  = material relative permittivity and  
 $\epsilon_0$  = permittivity of air =  $8.854 \times 10^{-12}$  F/m
- typical  $\epsilon_r$  values:
  - air = 1.0
  - PTFE = 2.0 (lower if expanded)
  - FR-4 = 4.5
- Example:
  - 1x1" FR-4 PCB plate,
  - 10 mil spacing between planes
  - $C = 101$  pF




# Capacitance

- Complications:
  - fringing fields with narrow lines
  - inhomogeneous dielectrics (e. g., microstrip)
  - Temperature, frequency dependence





(stripline field plot)



(microstrip field plot)



Measurement: LCR meter, impedance bridge, etc. (must specify freq.)

# Capacitance



# Capacitance – real capacitors

(when is a capacitor not a capacitor?)



Plot courtesy of muRata Erie

$$Z = R + j\omega L + \frac{1}{j\omega C}$$

# Dielectric Loss

◆ Recall,  $\gamma = \sqrt{(R + j\omega L)(G + j\omega C)} = \alpha + j\beta$

and attenuation =  $20 \log_{10} e^{\text{Re } \gamma} = 20 \log_{10} \exp \sqrt{(RG - \omega^2 LC)}$

◆ Dielectric constant of the medium,  $\epsilon = \epsilon(1 - j \tan \delta)$ ,

so  $G = \sigma C / \epsilon = \sigma C / D_K = \omega C \tan \delta = \omega C \tan D_f$


Increasing frequency -> shunt losses

◆ Typical values:

Material	$\epsilon$	$\tan \delta$
FR-4 (normal glass-epoxy card material)	4.5	0.02
NELCO 4000-13	3.7	0.008
Megtron-6	3.5	0.005
PTFE (Teflon)	2.1	0.0003

# Inductance

opposes AC current flow,  $v = L di/dt$




- Internal inductance,  $L = \mu/8\pi$  H/m
- where  $\mu = \mu_r\mu_0$ , with  
 $\mu_r$  = material relative permeability,  
 $\mu_0$  = permeability of free space  
=  $4\pi \times 10^{-7}$  H/m
- (round, infinitely long straight wire in  
free space w/ uniform current distribution)

Note:

- independent of wire diameter
- free space - no adjacent conductors!

# Inductance

- Complications:
  - "Ground"
  - loop inductance vs. self-inductance
  - other adjacent conductors, return path





Measurement: LCR meter, impedance bridge, etc. (must specify freq.)  
4/17/2014

# Inductance - real wires

- $L = 0.002 l * [2.3 \log_{10} ((4 l / d) - 0.75)] \text{ uH}$ ,  
where  $l$  = wire length, cm  
 $d$  = wire diameter, cm
- Typical values:

Wire size, AWG	Diameter, cm	Resistance, mOhms/m	Inductance, nH/cm
20	.0813	3.10	7.8
22	.0642	4.94	8.2
24	.0511	7.83	8.7
26	.0404	12.5	9.2
28	.0320	19.9	9.6
30	.0254	31.7	10.1

# Inductance






# Impedance

- Causes AC voltage drop,  $v = i * Z$
- Units are Ohms, just like DC resistance
- In simplest form,  $Z = (L/C)^{1/2}$ , where L and C are per unit length
  
- You might ask: Why should I care?
- A better question: When should I care?

# Impedance


- Causes AC voltage drop,  $v = i \cdot Z$
  - Units are Ohms, just like DC resistance
  - In simplest form,  $Z = (L/C)^{1/2}$ , where L and C are per unit length
  
  - You might ask: Why should I care?
  - A better question: When should I care?
  - Answer: when electrical length of interconnect segment  $> \sim \lambda/10$ , or  
when electrical length of interconnect segment  $> \sim \text{trise}/2$   
(electrical length = signal propagation delay in medium)
    - Examples
      - card microstrip (surface) wiring  $t_{\text{prop}} \sim 170$  ps/in.
      - cable  $t_{\text{prop}} \sim 110$  ps/in.
- Note:  $t_{\text{prop.}} \sim C/(\epsilon_r)^{1/2}$ , C = speed of light *in the medium*
- Note: Each segment has a different impedance (and prop. delay)!
- So, what's the problem? The problem is **discontinuities** (interfaces)

# Card wiring impedance



$$Z_0 = \frac{87}{\sqrt{\epsilon_r} + 1.41} \ln \left( \frac{5.98 * h}{0.8w + t} \right)$$

example:  $w=6$ ,  $t=1.4$ ,  $h=12 \rightarrow Z_0=60 \Omega$




$$Z_0 = \frac{60}{\sqrt{\epsilon_r}} \ln \left( \frac{4b}{0.67\pi w \left( 0.8 + \frac{t}{w} \right)} \right)$$

example:  $w=6$ ,  $t=1.4$ ,  $b=12$ ,  $h=6 \rightarrow Z_0=37 \Omega$

- Notes: 1. The stripline may not be vertically symmetric (can be unequal spacing to planes)  
 2. Other variations exist; e. g., covered microstrip (stripline w/o upper Ground plane)

Reference: Blood: MECL Handbook


# Impedance



$$\text{Reflection coefficient, } \rho = \frac{V_{\text{refl}}}{V_{\text{in}}} = \frac{Z2-Z1}{Z2+Z1} \quad (\text{can be + or -, and may be called } \Gamma)$$


$$\text{Another useful relationship: } \text{VSWR} = \frac{1 + \rho}{1 - \rho}$$

# Impedance




Reflection coefficient,  $\rho = \frac{V_{refl}}{V_{in}} = \frac{Z2-Z1}{Z2+Z1}$  (can be + or -, and may be called  $\Gamma$ )

Imagine what would happen if you had this:



# Impedance measurement


## Impedance Bridge



- AC source (oscillator) - must specify frequency (ies)
- Measures R, L, C, Z looking into DUT
- Subject to inaccuracy due to
  - resonance of DUT at measurement freq.
  - discontinuities in DUT - no position-dependent info

# Impedance measurement


- Time Domain Reflectometer (TDR)




- time domain measurement - measures  $Z$  vs. time (distance)
- can be single-ended (shown) or differential (if equipment capable)
- accuracy, resolution degrade with
  - loss in test cables and DUT
  - probe effects (large ground loops, etc.)
- risetime is everything!

# Impedance example 1

- Matched line, open circuited end  
(measure Z, tpd, etc. here)



44.5 Ohms, ~1.4 ns  
8.5" (213 mm) card wire  
cursors: 1 = 44.5  $\Omega$   
2 = 19.1  $\Omega$




A TDR is a debugger's friend!



# Impedance example 2


- Matched line, mismatched resistive load



cursors: 1=45.6 Ω  
2=90.4 Ω

# Impedance example 3



- Matched line, 33 pF capacitive load



cursors: 1=44.5  $\Omega$   
2=10.96  $\Omega$

# Impedance example 4


- Matched line, 39 nH inductive load



cursors: 1=44.48 Ω  
2=109.9 Ω

# Impedance example 5

## “ugly” network




$W_{\text{initial}} = 2.77$  mm  
 $W_{\text{narrow}} = 1.24$  mm  
 $W_{\text{middle}} = W_{\text{initial}}$   
 $W_{\text{wide}} = 7.58$  mm  
 $W_{\text{final}} = W_{\text{initial}}$

$L_{\text{initial}} = 53$  mm  
 $L_{\text{narrow}} = 20$  mm  
 $L_{\text{middle}} = 56$  mm  
 $L_{\text{wide}} = 20$  mm  
 $L_{\text{final}} = 53$  mm

$Z_{\text{initial}} = 50 \Omega$   
 $Z_{\text{narrow}} = 67 \Omega$   
 $Z_{\text{middle}} = Z_{\text{initial}}$   
 $Z_{\text{wide}} = 31 \Omega$   
 $Z_{\text{final}} = Z_{\text{initial}}$

# "Ugly" network TDR plots




unfiltered:  $Z_{min}=30.95$ ,  $Z_{max}=67.4$




200 ps filter:  $Z_{min}=34.79$ ,  $Z_{max}=61.98$

# "Ugly" network simulation



# Impedance measurement

## Vector Network Analyzer (VNA)




- freq. domain measurement - measures vs. frequency, typically. s parms.
- no spatial (distance) information
- can be single-ended (shown) or differential (if equipment capable)
- accuracy, resolution degrade with
  - loss in test cables and DUT
  - fixture effects, including discontinuities

# Vector Network Analyzer




- Frequency-swept stimulus and response
- Two or more ports
- Displays results in various formats
  - Log magnitude/phase
  - Smith Chart
  - Time domain (w/ software)





# s parameters

- Describe power transfer relationship between two ports of a DUT
- Normalized to 50 Ohms
- Can be related to other quantities; e. g.,  $Z_1 = Z_0 (1+s_{11})/(1-s_{11})$



$s_{xy}$  = power observed at port x due to power applied at port y

$s_{11}$  = return loss (reflection) at port 1




$s_{21}$  = insertion loss, port 1 to port 2

$s_{22}$  = return loss (reflection) at port 2



# Impedance Discontinuities

- Change in geometry of conductors
  - width, thickness of signal conductor
  - proximity to reference plane
- Change in surrounding materials ( $\epsilon_r$ )
  - plastic insulators, connector body in connectors
  - conductor dielectric, hot melt, overmold in cables


# Impedance Discontinuities



# Vias






4/17/2014



min. Z=38 Ohms

# Vias




# Impedance tools


- Cadence Allegro SpectraQuest
- Mentor Graphics' Hyperlynx
- Missouri Univ. of Science & Tech.'s FEMAS
- IBM Yorktown EIP tools (CZ2D, EmitPkg)
- Polar Instruments (<http://www.polarinstruments.com>)
- HSPICE built-in field solver
- Ansys, Applied Simulation Technology, etc. field solvers
- Tektronix IConnect™ (TDR -> freq. domain)
- Agilent Physical Layer Test System (VNA -> time domain)
- Agilent AppCAD (<http://www.agilent.com>)
- other free tools

# Maximizing SI


- Understand the channel
- Biggest culprit is frequency-dependent insertion loss (and reflections)
- Next problem is crosstalk



source: R. Luijten, IBM Zurich, 2000 EPEP Conf.



source: J. Cain, Cisco Systems, 2000 EPEP Conf.



- Minimize channel losses, reflections, crosstalk
- Equalize if necessary

# References

- Agilent Technologies Application Note AN-1304: "Time Domain Reflectometry Theory"
- Blood, W. R., Jr.: MECL Systems Design Handbook (<http://www.onsemi.com/home>, look for HB205)
- Bogatin, E.: Signal Integrity – Simplified, Prentice-Hall
- Bogatin, Corey, and Resso, M.: "Practical Characterization and Analysis of Lossy Transmission Lines," DesignCon 2001
- Bowick, C.: RF Circuit Design, Howard Sams, 1982
- Deutsch, A.: "Electrical Characteristics of Interconnections for High-Performance Systems," Proc. IEEE, Feb. 1998
- EIA-364 Test Methods, Electronic Components Association, available at <http://www.eca.com>
- Hall, S. H., Hall, G. W., and McCall, J. A.: High-Speed Digital System Design: A Handbook of Interconnect Theory and Design Practices, Wiley
- Hewlett Packard Application Note 62, "TDR Fundamentals"
- Hewlett Packard Application Note 95-1, "S-Parameter Techniques for Faster, More Accurate Network Design"
- Hayt, W.: Engineering Electromagnetics, McGraw-Hill
- Johnson, H. and Graham, M.: High Speed Digital Design, Prentice-Hall
- Matick, R.: Transmission Lines for Digital and Communications Networks, IEEE Press
- Pozar, D.: Microwave Engineering Wiley, 2005
- Ramo, S., Whinnery, J., and Van Duzer, T.: Fields and Waves in Communication Electronics, Wiley
- Young, Brian: Digital Signal Integrity Modeling and Simulation with Interconnects and Packages, Prentice-Hall
- <http://www.murata.com> - capacitor calculator
- <http://www.te.com>, [www.molex.com](http://www.molex.com) - connector specs., papers on card wiring losses, via characteristics, etc.



# Conferences

- DesignCon – February, in Santa Clara, CA
- IEEE Electrical Performance of Electronic Packaging (EPEP)
- IEEE EMC Symposium (EMCS)
  - in Raleigh, NC in August, 2014
  - Embedded SI conference
  - <http://www.emcs.org>
- IEEE ECTC, ED, ISSCC
- IEEE SPI workshop (Europe)



# Conclusion

Please fill out the online evaluation form at  
[http://www.emcs-dl.org/DL\\_Survey.php](http://www.emcs-dl.org/DL_Survey.php),  
using password EMCSDL

## Thank you!

