# High Speed Interconnect Design and Characterization

Jay Diepenbrock April, 2014



ENC




# Outline

- Signal Integrity what, why, and how?
- Electrical characteristics of interconnect structures
  - basic properties determined by materials, dimensions, etc.
  - measurement techniques and tools
- "Real world" component examples
  - capacitors (e.g., decoupling)
  - vias
  - connectors
- Attenuation
  - what is it?
  - what causes it
  - what are its effects?
- Resources and References

#### What is Signal Integrity?


- Maximizing *probability* of delivering a signal from point A to point B without errors
- Managing signal quality, shape, etc. as seen by receiver circuits
- It's all about rise time, discontinuities, and frequency dependent losses
- Signal speeds, frequencies increasing
- Spatial resolution and frequency spectrum directly related to rise time



### **Signal Distortion**

#### What goes in

#### What comes out



- Why?
- What can be done about it?

#### What is Signal Integrity?

- Multidisciplinary
  - Analog
  - Digital Signal Processing
    - Complex signal modulation
    - Equalization
  - Error detection and correction
  - Packaging
  - "Black Magic" fields of
    - Electromagnetics
    - Radio Frequency (RF)
    - Microwaves
    - Transmission Lines
  - Power supplies and distribution
  - Software layout, analysis
  - Testing


"Digital is just a special case of analog" – G. Philbrick, ca. 1950


#### Electrical characteristics of interconnects

- DC
  - resistance
  - opens/shorts
  - HiPot
  - Insulation resistance
- AC, low frequency quantities and measurements
  - capacitance
  - inductance
  - impedance
- AC, high frequency quantities and measurements
  - impedance
  - attenuation
  - crosstalk
  - jitter and eye patterns

## DC resistance

causes DC voltage drop, V=I\*R






- bulk resistivity =
- $\rho \Omega$ -cm or  $\rho_s \Omega$ /square

$$R = \rho^* I/(h^*w) = \rho_s^* I/w$$

'sheet" resistivity # squares

## Capacitance


stores charge, Q=V\*C, V= 1/C i dt



- $C=\varepsilon^*I^*w/h = \varepsilon^*A/h$ , where
- A = surface area of plates
- h = plate separation
- $\varepsilon = \varepsilon_r * \varepsilon_0$ , with
  - $\boldsymbol{\epsilon}_{r}$  = material relative permittivity and
  - $\epsilon_0$  = permittivity of air = 8.854x10-12 F/m
- typical  $\varepsilon_r$  values:
  - air = 1.0
  - PTFE = 2.0 (lower if expanded)
  - FR-4 = 4.5
- Example:
  - 1x1" FR-4 PCB plate,
  - 10 mil spacing between planes
  - C = 101 pF

#### Capacitance

- Complications:
  - fringing fields with narrow lines
  - inhomogeneous dielectrics (e.g., microstrip)
  - Temperature, frequency dependence




(stripline field plot)

(microstrip field plot)


Measurement: LCR meter, impedance bridge, etc. (must specify freq.)

#### Capacitance



#### Capacitance – real capacitors

(when is a capacitor not a capacitor?)



#### **Dielectric Loss**

**Recall**, 
$$\gamma = \sqrt{(R + jwL)(G + jwC)} = \alpha + j\beta$$

and attenuation = 20  $\log_{10}e^{\text{Re}\gamma}$  = 20  $\log_{10}e^{\text{Rg}}$  (RG- $\omega^2$ LC)

• Dielectric constant of the medium,  $\varepsilon = \varepsilon (1 - j \tan \delta_{\rm I})$ ,

so  $G = \sigma C/\epsilon = \sigma C/D_k = \omega C \tan \delta = \omega C \tan D_f$ 


Increasing frequency -> shunt losses

Typical values:

| Material                                | 3   | tan $\delta$ |
|---|-----|--------------|
| FR-4 (normal glass-epoxy card material) | 4.5 | 0.02         |
| NELCO 4000-13                           | 3.7 | 0.008        |
| Megtron-6                               | 3.5 | 0.005        |
| PTFE (Teflon)                           | 2.1 | 0.0003       |

# Inductance

opposes AC current flow, v = L di/dt



- Internal inductance,  $L = \mu/8\pi$  H/m
- where  $\mu = \mu_r \mu_0$ , with  $\mu_r$  = material relative permeability,  $\mu_0$  = permeability of free space =  $4\pi \times 10-7$  H/m
- (round, infinitely long straight wire in
- free space w/ uniform current distribution)


#### Note:

- independent of wire diameter
- free space no adjacent conductors!

# Inductance

#### Complications:

- "Ground"
- loop inductance vs. self-inductance
- other adjacent conductors, return path




Measurement: LCR meter, impedance bridge, etc. (must specify freq.) 4/17/2014

# Inductance - real wires

- L = 0.002 I \* [2.3 log10 ((4 I / d) 0.75)] uH, where I = wire length, cm d = wire diameter, cm
- Typical values:

| Wire size, AWG | Diameter, | Resistance, | Inductance, |
|----------------|-----------|-------------|-------------|
|                | cm        | mOhms/m     | nH/cm       |
| 20             | .0813     | 3.10        | 7.8         |
| 22             | .0642     | 4.94        | 8.2         |
| 24             | .0511     | 7.83        | 8.7         |
| 26             | .0404     | 12.5        | 9.2         |
| 28             | .0320     | 19.9        | 9.6         |
| 30             | .0254     | 31.7        | 10.1        |

# Inductance



# Impedance

- Causes AC voltage drop, v = i\*Z
- Units are Ohms, just like DC resistance
- In simplest form,  $Z = (L/C)^{1/2}$ , where L and C are per unit length
- You might ask: Why should I care?
- A better question: <u>When</u> should I care?


# Impedance

- Causes AC voltage drop, v = i\*Z
- Units are Ohms, just like DC resistance
- In simplest form,  $Z = (L/C)^{1/2}$ , where L and C are per unit length
- You might ask: Why should I care?
- A better question: <u>When</u> should I care?
- Answer: when electrical length of interconnect segment > ~λ/10, or when electrical length of interconnect segment > ~trise/2 (electrical length = signal propagation delay in medium)
  - Examples
    - card microstrip (surface) wiring  $t_{prop} \sim = 170$  ps/in.
    - cable t<sub>prop</sub> ~= 110 ps/in.

Note: tprop. ~= C/( $\varepsilon_r$ )<sup>1/2</sup>, C = speed of light *in the medium* 


Note: Each segment has a different impedance (and prop. delay)!

• So, what's the problem? The problem is discontinuities (interfaces)




- Notes: 1. The stripline may not be vertically symmetric (can be unequal spacing to planes) 2. Other variations exist; e. g., covered microstrip (stripline w/o upper Ground plane)
  - Other variations exist; e. g., covered microstrip (stripline w/o upper Ground plane Reference: Blood: MECL Handbook

# Impedance



Reflection coefficient, 
$$\rho = \frac{Vrefl}{Vin} = \frac{Z2-Z1}{Z2+Z1}$$
 (can be + or -, and  
may be called  $\Gamma$ )  
Another useful relationship: VSWR =  $\frac{1+\rho}{1-\rho}$ 

# Impedance



4/17


Reflection coefficient,  $\rho = \frac{Vrefl}{Vin} = \frac{Z2-Z1}{Z2+Z1}$  (can be + or -, and may be called  $\Gamma$ )

Imagine what would happen if you had this:

21

## Impedance measurement

Impedance Bridge




- AC source (oscillator) must specify frequency (ies)
- Measures R, L, C, Z looking into DUT
- Subject to inaccuracy due to
- resonance of DUT at measurement freq.
- discontinuities in DUT no position-dependent info

## Impedance measurement

• Time Domain Reflectometer (TDR)


Measure voltage here



time domain measurement - measures Z vs. time (distance)
can be single-ended (shown) or differential (if equipment capable)
accuracy, resolution degrade with

- loss in test cables and DUT
- •probe effects (large ground loops, etc.)
- •risetime is everything!

 Matched line, open circuited end (measure Z, tpd, etc. here)





44.5 Ohms, ~1.4 ns 8.5" (213 mm) card wire cursors:  $1 = 44.5 \Omega$  $2 = 19.1 \Omega$ 

A TDR is a debugger's friend!




 Matched line, mismatched resistive load






cursors:  $1=45.6 \Omega$  $2=90.4 \Omega$ 




#### cursors: $1=44.5 \Omega$ $2=10.96 \Omega$




cursors: 1=44.48 Ω 2=109.9 Ω

# Impedance example 5 "ugly" network



Winitial = 2.77 mm Wnarrow = 1.24 mm Wmiddle = Winitial Wwide = 7.58 mm Wfinal = Winitial Linitial = 53 mm Lnarrow = 20 mm Lmiddle = 56 mm Lwide = 20 mm Lfinal = 53 mm Zinitial = 50  $\Omega$ Znarrow = 67  $\Omega$ Zmiddle = Zinitial Zwide = 31  $\Omega$ Zfinal = Zinitial

# "Ugly" network TDR plots




unfiltered: Zmin=30.95, Zmax=67.4




200 ps filter: Zmin=34.79, Zmax=61.98

# "Ugly" network simulation



### Impedance measurement


Vector Network Analyzer (VNA)



- freq. domain measurement measures vs. frequency, typically. s parms.
- no spatial (distance) information
- can be single-ended (shown) or differential (if equipment capable)
- accuracy, resolution degrade with
  - loss in test cables and DUT
  - •fixture effects, including discontinuities

#### Vector Network Analyzer

- Frequency-swept stimulus and response
- Two or more ports
- Displays results in various formats
  - Log magnitude/phase
  - Smith Chart
  - Time domain (w/ software)



## s parameters

- Describe power transfer relationship between two ports of a DUT
- Normalized to 50 Ohms
- Can be related to other quantities; e. g., Z1 = Z0 (1+s11)/(1-s11)




sxy = power observed at port x due to power applied at port y


- s11 = return loss (reflection) at port 1
- s21 = insertion loss, port 1 to port 2
- s22 = return loss (reflection) at port 2

## **Impedance** Discontinuities

- Change in geometry of conductors
  - width, thickness of signal conductor
  - proximity to reference plane
- Change in surrounding materials ( $\varepsilon_r$ )
  - plastic insulators, connector body in connectors
  - conductor dielectric, hot melt, overmold in cables


## **Impedance Discontinuities**








#### Vias






#### Insertion loss


| 1250.000 | -2.096  | dB < | _ |
|----------|---------|------|---|
| 2500.000 | -5.633  | dB   |   |
| 3750.000 | -12.972 | dB   |   |
| 5000.000 | -13.128 | dB   |   |
|          |         |      |   |

4/17/2014



min. Z=38 Ohms

### Vias



1250.000

2500.000

3750.000

5000.000


4/17/2014

-2.026 dB <-

-4.252 dB

-8.251 dB

-7.011 dB




min. Z=44 Ohms

# Impedance tools

- Cadence Allegro SpectraQuest
- Mentor Graphics' Hyperlynx
- Missouri Univ. of Science & Tech.'s FEMAS
- IBM Yorktown EIP tools (CZ2D, EmitPkg)
- Polar Instruments (http://www.polarinstruments.com)
- HSPICE built-in field solver
- Ansys, Applied Simulation Technology, etc. field solvers
- Tektronix IConnect<sup>TM</sup> (TDR -> freq. domain)
- Agilent Physical Layer Test System (VNA -> time domain)
- Agilent AppCAD (http://www.agilent.com)
- other free tools


# Maximizing SI

- Understand the channel
- Biggest culprit is frequency-dependent insertion loss (and reflections)
- Next problem is crosstalk




source: R. Luijten, IBM Zurich, 2000 EPEP Conf.

- Minimize channel losses, reflections, crosstalk
- Equalize if necessary



source: J. Cain, Cisco Systems, 2000 EPEP Conf.



#### References

- Agilent Technologies Application Note AN-1304: "Time Domain Reflectometry Theory"
- Blood, W. R., Jr.: MECL Systems Design Handbook (http://www.onsemi.com/home, look for HB205)
- Bogatin, E.: Signal Integrity Simplified, Prentice-Hall
- Bogatin, Corey, and Resso, M.: "Practical Characterization and Analysis of Lossy Transmission Lines," DesignCon 2001
- Bowick, C.: RF Circuit Design, Howard Sams, 1982
- Deutsch, A.: "Electrical Characteristics of Interconnections for High-Performance Systems," Proc. IEEE, Feb. 1998
- EIA-364 Test Methods, Electronic Components Association, available at http://www.eca.com
- Hall, S. H., Hall, G. W., and McCall, J. A.: High-Speed Digital System Design: A Handbook of Interconnect Theory and Design Practices, Wiley
- Hewlett Packard Application Note 62, "TDR Fundamentals"
- Hewlett Packard Application Note 95-1, "S-Parameter Techniques for Faster, More Accurate Network Design"
- Hayt, W.: Engineering Elecromagnetics, McGraw-Hill
- Johnson, H. and Graham, M.: High Speed Digital Design, Prentice-Hall
- Matick, R.: Transmission Lines for Digital and Communications Networks, IEEE Press
- Pozar, D.: Microwave Engineering Wiley, 2005
- Ramo, S., Whinnery, J., and Van Duzer, T.: Fields and Waves in Communication Electronics, Wiley
- Young, Brian: Digital Signal Integrity Modeling and Simulation with Interconnects and Packages, Prentice-Hall
- http://www.murata.com capacitor calculator
- <u>http://www.te.com</u>, <u>www.molex.com</u> connector specs., papers on card wiring losses, via characteristics, etc.

#### Conferences

- DesignCon February, in Santa Clara, CA
- IEEE Electrical Performance of Electronic Packaging (EPEP)
- IEEE EMC Symposium (EMCS)
  - in Raleigh, NC in August, 2014
  - Embedded SI conference
  - http://www.emcs.org
- IEEE ECTC, ED, ISSCC
- IEEE SPI workshop (Europe)







# Conclusion

Please fill out the online evaluation form at <a href="http://www.emcs-dl.org/DL\_Survey.php">http://www.emcs-dl.org/DL\_Survey.php</a>, using password EMCSDL

#### Thank you!





